

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claims 1-56 (canceled)

1 Claim 57 (new): A closed circuit video system that utilizes
2 shared video memory, said system having:

3 a plurality, N, of image capture devices each producing
4 a corresponding video signal so as to define a plurality of
5 N video signals;

6 a circuit, responsive to said plurality of video
7 signals, which in response to a selection control signal,
8 routes a specific group, M, of selected ones of said video
9 signals produced by M respective ones of the N image capture
10 devices to associated output devices, where M and N are
11 positive integers; and

12 wherein said circuit comprises:

13 a separate memory for each one of said M video
14 signals, said separate memory implements a multi-functional
15 shared store for its associated one of the M image capture
16 devices, through which said separate memory supports video
17 processing functionality associated with standard shutter
18 imaging and slow shutter imaging as well as video processing
19 functionality for other operations provided through said
20 circuit such that said separate memory eliminates a need to
21 have a separate frame store situated within or proximate to
22 said associated one image capture device to implement slow
23 shutter imaging, wherein, during standard shutter imaging

24 and slow shutter imaging, the separate memory is updated at
25 a field rate appropriate to said associated one image
26 capture device and read out at a rate appropriate to an
27 image store function; and

28 said separate memory communicatively interacts
29 with said associated one image capture device through which
30 said associated one image capture device specifies, in
31 response to whether said associated one image capture device
32 is functioning in said standard or slow shutter imaging, if
33 the separate memory should then update its video contents or
34 not in response to a corresponding one of the video signals
35 then being produced by said associated one image capture
36 device.

1 Claim 58 (new): The system recited in claim 57 wherein the
2 circuit comprises a frame grabber, an N x M video recording
3 multiplexer, an N x M video matrix switch or an N x M video
4 selector.

1 Claim 59 (new): The system recited in claim 58 wherein said
2 associated one image capture device comprises a video camera
3 or any other device that produces a video source signal.

1 Claim 60 (new): The system recited in claim 58 wherein said
2 communicative interaction between said associated one image
3 capture device and said separate memory occurs through
4 bi-directional signaling there between.

1 Claim 61 (new): The system recited in claim 60 wherein said
2 separate memory comprises a dual-ported memory.

1 Claim 62 (new): The system recited in claim 60 wherein said
2 output devices comprise a plurality of video monitors.

1 Claim 63 (new): The system recited in claim 62 wherein said
2 output devices include at least one video recorder.

1 Claim 64 (new): The system recited in claim 60 wherein the
2 circuit synchronizes capture and refresh display of images
3 from said one video signal produced by said associated one
4 of the image capture devices when said associated one image
5 capture device is operating in a slow shutter image
6 processing mode.

1 Claim 65 (new): The system recited in claim 60 wherein the
2 bidirectional signaling comprises a write control signal
3 produced by said associated one image capture device,
4 wherein the write control signal is a don't write signal.

1 Claim 66 (new): The system recited in claim 65 wherein said
2 associated one image capture device comprises a video camera
3 or any other device that produces a video source signal.

1 Claim 67 (new): The system recited in claim 65 wherein said
2 separate memory comprises a dual-ported memory.

1 Claim 68 (new): The system recited in claim 65 wherein said
2 output devices comprise a plurality of video monitors.

1 Claim 69 (new): The system recited in claim 68 wherein said
2 output devices further comprise at least one video recorder.

1 Claim 70 (new): The system recited in claim 65 wherein the
2 bidirectional signaling further comprises an
3 enable-slow-shutter signal to enable operation of a
4 slow-shutter mode of an image sensor associated with said
5 associated one image capture device, and the write control
6 signal is a don't-write signal when slow-shutter imaging is
7 enabled in said associated one image capture device and the
8 image sensor has not accumulated an image for a predefined
9 slow-shutter speed.

1 Claim 71 (new): The system recited in claim 65 wherein the
2 write control signal is separate from said one video signal.

1 Claim 72 (new): The system recited in claim 65 wherein the
2 write control signal is superimposed on said one video
3 signal.

1 Claim 73 (new): The system recited in claim 65 wherein a
2 control signal within said bidirectional signaling is
3 implemented through a unique voltage level superimposed on
4 said one video signal.

1 Claim 74 (new): The system recited in claim 65 wherein a
2 control signal within said bidirectional signaling is a
3 pulse occurring during a vertical blanking interval of said
4 one video signal.

1 Claim 75 (new): The system recited in claim 74 wherein said
2 pulse has one or more predefined pulse widths that specify
3 respective operating modes of said one image capture device.

1 Claim 76 (new): The system recited in claim 70 wherein the
2 circuit further comprises:

3 an enable-detector circuit to detect the
4 enable-slow-shutter signal; and
5 a generate-don't-write-signal circuit to generate the
6 don't-write signal.

1 Claim 77 (new): The system recited in claim 76 wherein the
2 circuit further comprises:

3 a generate-enable signal circuit to generate the
4 enable-slow-shutter signal; and
5 a detect-don't-write-signal circuit to detect the
6 don't-write signal, wherein the separate memory maintains a
7 stored image frame in the separate memory when the
8 detect-don't-write-signal circuit detects the don't-write
9 signal.

1 Claim 78 (new): A closed circuit video system that utilizes
2 a shared image store, said system having:

3 a plurality, N, of image capture devices, each
4 producing a corresponding video signal so as to define a
5 plurality of N video signals;
6 a circuit, responsive to said plurality of video
7 signals, which in response to a selection control signal,
8 routes a specific group, M, of selected ones of said video
9 signals produced by M respective ones of the N image capture
10 devices to associated output devices, where M and N are
11 positive integers; and

12 wherein said circuit comprises:

13 a shared image store operative in conjunction with
14 an associated one of said M video signals produced by a
15 corresponding one of the N image capture devices, said image

16 store implementing a multi-functional shared store for said
17 associated one video signal, through which said image store
18 provides video storage functionality to support both a
19 predefined image store operation and a predefined image
20 processing operation by selectively operating in a first or
21 second mode, respectively, such that said shared image store
22 eliminates a need to have a separate frame store memory
23 situated within or proximate to said corresponding one image
24 capture device, said image store operation being different
25 from said image processing operation; and

26 said image store communicatively interacts with
27 said corresponding one image capture device through which
28 said corresponding one image capture device instructs said
29 shared image store to operate in said first or second mode
30 so as to provide video storage functionality appropriate to
31 either said image storage operation or said image processing
32 operation as then required by current operation of said
33 corresponding one image capture device.

1 Claim 79 (new): The system recited in claim 78 wherein the
2 circuit comprises a frame grabber, an N x M video recording
3 multiplexer, an N x M video matrix switch or an N x M video
4 selector.

1 Claim 80 (new): The system recited in claim 79 wherein said
2 associated one image capture device comprises a video camera
3 or any other device that produces a video source signal.

1 Claim 81 (new): The system recited in claim 79 wherein said
2 communicative interaction between said associated one image
3 capture device and said separate memory occurs through

4 bi-directional signaling there between, and said first and
5 second modes being write and don't write, respectively.

1 Claim 82 (new): The system recited in claim 81 wherein said
2 output devices comprise a plurality of video monitors.

1 Claim 83 (new): The system recited in claim 82 wherein said
2 output devices further comprise at least one video recorder.

1 Claim 84 (new): The system recited in claim 81 wherein the
2 circuit synchronizes capture and refresh display of images
3 from said one video signal produced by said associated one
4 of the image capture devices when said associated one image
5 capture device is operating in a slow shutter image
6 processing mode.

1 Claim 85 (new): The system recited in claim 81 wherein the
2 bidirectional signaling comprises a write control signal
3 produced by said associated one image capture device,
4 wherein the write control signal is a don't write signal.

1 Claim 86 (new): The system recited in claim 85 wherein the
2 bidirectional signaling further comprises an
3 enable-slow-shutter signal to enable operation of a
4 slow-shutter mode of an image sensor associated with said
5 associated one image capture device, and the write control
6 signal is a don't-write signal when slow-shutter imaging is
7 enabled in said associated one image capture device and the
8 image sensor has not accumulated an image for a predefined
9 slow-shutter speed.

1 Claim 87 (new): The system recited in claim 85 wherein the
2 write control signal is separate from said one video signal.

1 Claim 88 (new): The system recited in claim 85 wherein the
2 write control signal is superimposed on said one video
3 signal.

1 Claim 89 (new): The system recited in claim 85 wherein a
2 control signal within said bidirectional signaling is
3 implemented through a unique voltage level superimposed on
4 said one video signal.

1 Claim 90 (new): The system recited in claim 85 wherein a
2 control signal within said bidirectional signaling is a
3 pulse occurring during a vertical blanking interval of said
4 one video signal.

1 Claim 91 (new): The system recited in claim 90 wherein said
2 pulse has one or more predefined pulse widths that specify
3 respective operating modes of said one image capture device.

1 Claim 92 (new): The system recited in claim 86 wherein the
2 circuit further comprises:

3 an enable-detector circuit to detect the
4 enable-slow-shutter signal; and

5 a generate-don't-write-signal circuit to generate the
6 don't-write signal.

1 Claim 93 (new): The system recited in claim 92 wherein the
2 circuit further comprises:

3 a generate-enable signal circuit to generate the
4 enable-slow-shutter signal; and

Appl. No. 09/658,177

Amdt. dated August 26, 2005

Reply to Office Action of Feb. 28, 2005

5 a detect-don't-write-signal circuit to detect the
6 don't-write signal, wherein the separate memory maintains a
7 stored image frame in the separate memory when the
8 detect-don't-write-signal circuit detects the don't-write
9 signal.